Semiconductors

AN10016_2

Interfacing ISP1161x to Hitachi SH7709 RISC Processor

January 2003

Application Note

Rev. 1.2

Revision History:

Rev.	Date	Descriptions	Author
1.2	Jan 2003	• Updated the schematic and Figure 4-1.	Jason Ong
1.1	Sep 2002	• Updated to the latest Philips document template • Globally changed ISP1161 to ISP1161x • Changed the file name from INTFG_1161_TO_SH7709_1.pdf to AN10015-01.pdf.	Kunzang Dolma
1.0	Jan 2001	• First release.	Socol Constantin

Note: ISP1161x denotes any Philips USB single-chip host and device controller whose name starts with 'ISP1161', this includes ISP1161A, ISP1161A1 and any future derivatives.

We welcome your feedback. Send it to wired.support@philips.com.

Philips Semiconductors - Asia Product Innovation Centre
Visit www.semiconductors.philips.com/buses/usb or www.flexiusb.com

PHILIPS

This is a legal agreement between you (either an individual or an entity) and Philips Semiconductors. By accepting this product, you indicate your agreement to the disclaimer specified as follows:

DISCLAIMER

PRODUCT IS DEEMED ACCEPTED BY RECIPIENT. THE PRODUCT IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, PHILIPS SEMICONDUCTORS FURTHER DISCLAIMS ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANT ABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NONINFRINGEMENT. THE ENTIRE RISK ARISING OUT OF THE USE OR PERFORMANCE OF THE PRODUCT AND DOCUMENTATION REMAINS WITH THE RECIPIENT. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, IN NO EVENT SHALL PHILIPS SEMICONDUCTORS OR ITS SUPPLIERS BE LIABLE FOR ANY CONSEQUENTIAL, INCIDENTAL, DIRECT, INDIRECT, SPECIAL, PUNITIVE, OR OTHER DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING OUT OF THIS AGREEMENT OR THE USE OF OR INABILITY TO USE THE PRODUCT, EVEN IF PHILIPS SEMICONDUCTORS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

CONTENTS

FIGURES

Note: ISP1161x denotes any Philips USB single-chip host and device controller whose name starts with 'ISP1161', this includes ISP1161A, ISP1161A1 and any future derivatives.

1. Overview

The unique design of the Philips ISP1161x allows it to be used as both a Host Controller (with two downstream facing ports) and a Device Controller (with one upstream facing port). These ports may be independently accessed, enabling simultaneous connection as a Host Controller and a Device Controller.

When ISP1161x is integrated into a personal digital assistant (PDA) or handheld personal computer (HPC), it is usually connected to the external bus interface of a Reduced Instruction Set Computer (RISC) processor. This application note will present some of the important issues in such a design, using as a concrete example the Hitachi SH7709 RISC engine.

2. ISP1161x Interface Signals to a RISC Processor Bus

ISP1161x's processor bus interface is designed for a simple direct connection with a RISC processor. The data transfer can be done in the Programmed I/O (PIO) or direct memory access (DMA) mode. The estimated maximum data transfer rate on ISP1161x's generic processor bus is approximately 15 Mbyte/s. This is based on an ISP1161x internal clock frequency value of 48 MHz. To achieve the maximum data transfer rate on the host processor bus, ISP1161x contains a ping pong structured RAM that allows alternative access from the RISC processor or from the internal Host Controller and the Device Controller. The ping pong memory is allocated separately for the Host Controller and the Device Controller. The Host Controller uses 2 kbytes of the ping memory and 2 kbytes of the pong memory in its allocated memory. The Device Controller uses 1.5 kbytes for each of the ping and the pong memory in its own memory.

The main ISP1161x signals to consider for connecting to a Hitachi SH7709 RISC processor are:

- A 16-bit data bus (D[15:0]) for ISP1161x, which is "little endian" compatible.
- Two address lines (A0 and A1) necessary for complete addressing of the ISP1161x internal registers:
  - **A0 = 0 and A1 = 0**—Selects the Data Port of the Host Controller
  - **A0 = 1 and A1 = 0**—Selects the Command Port of the Host Controller
  - **A0 = 0 and A1 = 1**—Selects the Data Port of the Device Controller
  - **A0 = 1 and A1 = 1**—Selects the Command Port of the Device Controller
- One $\overline{CS}$ line used to select ISP1161x in a certain address range of the host system. This input signal is active LOW.
- $\overline{RD}$ and $\overline{WR}$ are common read and write signals. These signals are active LOW.
- Two DMA channel standard control lines: DREQ1, DREQ2, DACK1, DACK2 and EOT (one channel is used by the Host Controller and the other channel is used by the Device Controller). These signals have programmable active levels.
- Two interrupt lines:
  - INT1 (used by the Host Controller)
  - INT2 (used by the Device Controller).

  Both have programmable level or edge, and polarity (active HIGH or LOW).
- The CLKOUT signal has a maximum value of 48 MHz.
- The $\overline{RESET}$ signal is active LOW.

3. Hitachi SH7709

This section highlights the main features of the Hitachi SH7709 processor (a member of the SH-3 family) for connecting to ISP1161x.

This RISC processor contains two bus state controllers: one is used by the CPU or cache memory called Bus State Controller (BSC), and the other is used by the internal DMA controller called BSCP.

The BSC of the SH7709 will generate all control signals on the external processor interface that will be used for the ISP1161x connection. The BSC divides the physical address space into six areas; each has a maximum size of 64 Mbytes. Using one of the CS1–CS6 Chip Select signals provided on the external bus is a simple way to select a certain area allocated for a specific device.

Each area has several features that can set by software:

- Bus size: 8, 16 or 32 bits can be independently set for each area.
- Number of wait cycles can be independently set for each area.
- Setting the type of space for each area will enable a direct connection to several possible types of memory: SRAM, DRAM, SDRAM, and burst ROM. The SH7709 will generate the necessary signals to control each of these types of memory.
- Each area can be used in either the little or big endian mode. For correct data alignment, matching data width and endian is necessary. The ISP1161x connection requires a 16-bit or little endian configuration of the selected memory area.

Certain areas are normally reserved in a system design because of the presence of other system resources that are allocated in those specific areas. For example, the MS7709ASE Solution Engine board from Hitachi allows a simple connection of the ISP1161x in area 2 or in area 5, by using the CS2 or CS5 signals. This is because other system devices do not use these two areas.

Selecting a CSn signal without additional address selection logic, however, may not be very efficient as this will not allow other devices to be included in the same memory area. A good example may be allocating ISP1161x to area 4, which is also used on the Hitachi MS7709ASE board by a Super I/O chipset and a 10BASE-T chipset, still leaving an available space of 32 Mbytes, which can be allocated to other devices. Obviously, in this situation, adding simple selection logic is necessary to include ISP1161x in a certain address space.

4. Considerations in Timing Diagrams and WAIT States

The following is a short study of the timing diagrams of the main bus cycles of both ISP1161x and SH7709:

The timing diagram of the external bus cycle of the SH7709 is based on the frequency of the system clock CKIO signal. In all operating modes of the CPG (clock pulse generator) of SH7709 (using an external oscillator, external clock input on EXTAL pins or CKIO pin as clock input), the CKIO bus clock frequency is always in the range of 10 to 40 MHz. Currently, in the majority of PDA designs, the most encountered frequency values of the CKIO signal are in the range of 20 to 25 MHz.

According to the ISP1161x datasheet specifications, a read cycle requires the following main timing parameters (the requirements of the write cycle are similar):

- t_{RL} = 32 ns ($\overline{RD}$ LOW pulse width—minimal value required by ISP1161x),
- t_{RHRL} = 140 ns ($\overline{RD}$ HIGH to next $\overline{RD}$ LOW—minimal value required by ISP1161x) and
- t_{RHDZ} = 5 ns ($\overline{RD}$ hold time, minimal value that can be expected from ISP1161x).
- t_{RC} = 172 ns (will result as a sum of t_{RL} and t_{RHRL})
- t_{SLDV} = 300 ns (will be determined by the sum of instructions executed by the host processor in between two successive bus cycles addressing ISP1161x).

For a detailed analysis of a timing diagram, consider the access of an ISP1161x internal register (for example, the Control Register of the Host Controller). It requires two phases: writing the address (index) of the selected register into the Command Port; then only data transfer access (RD/WR) may take place.

The timing diagram in Figure 4-1 describes the two phases of accessing ISP1161x:

- The first phase is accessing the Command Port of ISP1161x, to write the address of the data port that will be accessed. In this phase $\overline{CS}$ is active, the data lines D[15:0] contain the desired address. The $\overline{WR}$ pulse will be activated and will latch the data. Note the value of t_{SLDV} that represents the minimum time required between occurrence of the first phase and the second phase.
- The second phase consists of the access (read or write) to the data port selected by the address latched in the previous phase. Two timing diagrams are combined again in this second phase: one for the read access and one for the write access. A series of $\overline{RD}$ and $\overline{WR}$ pulses are shown in the diagram to define the timing requirements between two consecutive accesses to ISP1161x: t_{RHRL}, t_{WHWL}, t_{RC}, t_{WC} as specified in the datasheet.



Figure 4-1: Programmed I/O Interface Timing (16 bts Read/Write)

The approximate values of the ISP1161x parameters determined by the timing diagram of SH7709 in a standard bus cycle with no wait states and CKIO = 25 MHz (in the worst case scenario according to datasheet specifications) will be:

- t_{HRL} = 40 ns (SH7709 LOW pulse width),
- $t_{HRHRLmin}$ = 60 ns (estimated approximate minimal value of $\overline{RD}$ HIGH to next $\overline{RD}$ LOW), and

- t_{HRHDZ}= 0 ns ($\overline{RD}$ hold time, required by SH7709, in which data must still be valid after the rising edge of the $\overline{RD}$ signal).

When the ISP1161x connection area is defined as ordinary memory, ISP1161x will correctly operate even if CKIO = 33 MHz. Timing measurements show that inserting wait-states in the standard bus cycles of the SH7709 is not necessary. Nevertheless, we will describe wait-state insertion, to cater for cases when faster bus cycles are used for accessing ISP1161x.

Inserting wait states into a $\overline{RD}$/$\overline{WR}$ bus cycle can be implemented through hardware or software. Both solutions will delay the rising edge of $\overline{RD}$/$\overline{WR}$ to the next CKIO cycle and will determine an elongation of the $\overline{RD}$/$\overline{WR}$ active LOW pulses that can be calculated as:

t_w = W x T(CKIO); where: (W) is the number of wait states desired

T(CKIO) is the cycle length of CKIO

Therefore, t_w is the additional pulse active time determined by the number of wait-states selected.

Note: the value of t_{RHRL} will not be modified by the number of wait states inserted by software programming a number of wait-states or even using the WAIT# input signal of the host processor. The value of t_{RHRL} must be calculated and correctly adjusted according to the number and length of instructions executed by the SH7709 between two successive accesses to the ISP1161x registers.

The solution described earlier for wait-state insertion in a bus cycle is simple and is preferred in this configuration, if additional wait states are necessary. SH7709 allows insertion of a certain number of wait-states in a normal bus cycle by programming certain values into its internal *WCR2 register*. In this case, using the external WAIT signal of SH7709 is not necessary, as a predefined number of wait states will be inserted in each bus cycle, ensuring the minimum $\overline{RD}$ and $\overline{WR}$ pulse lengths as specified in the ISP1161x datasheet. This method allows the designer to use a minimal hardware implementation of the whole system. The number of wait states can be differently defined for each of the six areas contained in the physical address space of SH7709. Programming the wait state control register *WCR2* to insert a number of wait states for a slower device allocated in a certain area will not influence other faster resources selected in a different area.

5. Using Interrupts

ISP1161x will generate two interrupts on the INT1 and INT2 pins allocated for the Host Controller and the Device Controller, respectively. Occurrence of these interrupts depends on the setting of the interrupt registers.

Connection of the INT1 and INT2 signals can be done directly to any of the available IRQ signals of the SH7709. Choosing IRQ0—IRQ4 pins of SH7709 as interrupt input lines connected to INT1 or INT2 of ISP1161x will allow SH7709 to wake up from standby status when either one of these lines becomes active. In this case, you must use a 32 kHz crystal connected to the XTAL2 or EXTAL2 pin and a battery connected to the RTCVCC pin of SH7709.

Both INT1 and INT2 of ISP1161x are programmable as active on level or edge and HIGH or LOW, as specified in the *HcHardwareConfiguration Register* and the *DcHardwareConfiguration Register* of the Host Controller and the Device Controller, respectively.

The Hitachi SH7709 also allows sensing each interrupt on the rising or falling edge or on the LOW level, by programming with the desired values the bits of the *Interrupt Control Register*; individual control of the characteristics of each interrupt line is possible. It is necessary to match the settings of the ISP1161x interrupt lines INT1 and INT2 with the settings of the SH7709 IRQ lines.

Detection of interrupt occurrence on IRQ lines of SH7709 is done on the falling edge of the CKIO clock.

6. DMA Operation

The internal structure of the ISP1161x contains two DMA handlers, one used by the Host Controller and the other used by the Device Controller. The DMA handlers of the ISP1161x can work in the DACK mode or in the

8237 mode by using an EOT signal (End of Transfer), according to the setting of the bits of the *Hardware Control Registers*. The DACK mode will be used when connecting the ISP1161x to the Hitachi SH7709 RISC processor. Programming the *HcDMAConfiguration*, *DcDMAConfiguration, HcTransferCounter* and the *DcDMACounter Registers* is necessary for defining the parameters of the DMA operation (transfer counter enable, DMA enable, burst length), separately for each of the Host Controller and the Device Controller. Details regarding programming of DMA registers can be found in the ISP1161x datasheet and in the *ISP1161x Embedded Programming Guide*.

The DMA controller (DMAC) of SH7709 includes four DMA channels. Note: external requests (from the DREQn pins) are accepted only from channels 0 and 1. An interrupt request can be generated to the CPU after transfer ends by a specified count.

The DMA channels signals connection of the ISP1161x to the SH7709 can be achieved by connecting the DREQ1, DREQ2, DACK1 and DACK2 signals of the ISP1161x to the DREQ0, DREQ1, DACK0 and DACK1 signals of SH7709, respectively, because of the flexible interface of the ISP1161x and SH7709. The DMAC of SH7709 allows the detection of DREQ on the falling edge or LOW level to be selected. The DACK output can be programmed as active LOW or HIGH, and the DACK-*only* mode is supported. These settings are contained in the respective *DMA Channel Control Register* of SH7709. The DMA channels control signals of the ISP1161x have programmable active levels, determined by the settings of the *HcHardwareConfiguration Register* and *DcHardwareConfiguration Register* of the Host Controller and the Device Controller, respectively.

ISP1161x's EOT signal is not used in this configuration because this mode is not implemented in the DMAC of SH7709 and there is no corresponding pin on the DMAC interface. A pull-up resistor must be provided on the EOT pin, if it is still not connected.

As shown in the following timing diagram, by asserting the DACK1 signal, the host system will allow data transfer to take place, allocating the bus for ISP1161x. Both $\overline{RD}$ and $\overline{WR}$ data transfer cycles are contained in the timing diagram. The $\overline{CS}$ signal is not used by the internal selection logic of the ISP1161x, and the DACK1 and DACK2 signals will be used to define the bus owner that issued DREQ and is currently involved in the data transfer. No other system resource will be accessed as long as the DMA cycle is in progress and occupies the bus. The DACK1 or DACK2 active LOW pulses determine the time allocated to the DMA data transfer.

It is possible to simultaneously use both DMA channels of the ISP1161x Host Controller and the Device Controller. Setting the priority bits in the *DMA Operation Register* (DMAOR) of the SH7709 DMA controller is necessary to define the DMA channel that will participate in the data transfer first.



Figure 6-1: Host Controller Single Cycle Burst DMA Timing

The timing diagram of SH7709 specifies t_{DRQS} = 12 ns (DREQ setup time) and t_{DRQH} = 8 ns (DREQ hold time) relative to a falling edge of CKIO. If the DRQ signal generated by ISP1161x does not meet the t_{DRQS} timing in the current bus cycle, it will be sensed on the next falling edge of CKIO and the DACK will be accordingly generated.

The requirement t_{DRQH} = 8 ns is determined by the sum of DACK delay time from the falling edge of CKIO and the time between DACK is driven LOW by SH7709 until DREQ is deactivated by ISP1161x (t_{DLDL}). Since t_{DLDL} is in the range of10 to 21 ns, the requirement t_{DRQH} = 8 ns will be always satisfied.

A DMA burst access of up to 8 cycles for the ISP1161x host DMA handler and up to 8 cycles for the device DMA handler can be defined in the *HcDMAConfiguration* and *DcDMAConfiguration* registers.

If necessary, add wait states to the basic DMA cycle to create longer $\overline{RD}/\overline{WR}$ and DACK pulses. You can insert wait states in the same way as described in Section 4.

7. Suspend and Resume

You can enable ISP1161x to enter the Reset, Resume, Operational and Suspend functional states by programming the *HcControl Register* of the Host Controller or the *DcMode Register* of the Device Controller.

Another way to wake up the ISP1161x from the suspend mode is to use the input signals H_WAKEUP (for the Host Controller) and D_WAKEUP (for the Device controller). These signals may be connected to any available I/O port line of the SH7709.

Monitoring the H_SUSPEND pin (for the host status) and the D_SUSPEND pin (for the device status) can determine the actual status of the ISP1161x, without having to access the internal status registers. Connecting these signals to any available I/O port of the SH7709 is an easy way to determine the status of the ISP1161x.

The ISP1161x may wake up when its $\overline{CS}$ input signal becomes active, if this is desired, by programming logic 1 in bit 3 of the *DcHardwareConfiguration* Register. Alternatively, if the same bit is programmed as logic 0, asserting the $\overline{CS}$ signal does not cause the ISP1161x to wake up.

8. Schematic Diagram

The following schematic diagram shows the connection of the ISP1161x to a SH7709 processor in a minimal hardware configuration.

In the example schematic, the ISP1161x is simply selected by CS5 (in a more complex configuration some glue logic may be required to generate a CS signal composed of CSn and several address lines of the host system).

To correctly access the ISP1161x, it is assumed that area 5 is programmed for the SRAM memory type and 16-bit accesses.

Interrupts INT1 and INT2 are arbitrarily connected to the IRQ2 and IRQ3 lines of SH7709. A 32 kHz oscillator is used as a second clock generator to give the possibility to wake up SH7709 when either one of the interrupts is generated as mentioned in Section 5.

The DREQ1, DREQ2, DACK1 and DACK2 lines are directly connected to the DREQ and DACK lines of the SH7709 DMA channels 0 and 1. The EOT signal, which is not used in this configuration, is connected to a pull-up resistor to keep this input pin in a controlled inactive logic state.

The WAKEUP and SUSPEND pins are connected to the I/O port PTC of SH7709. A direct control is possible using this configuration: the SUSPEND state of the ISP1161x can be directly monitored and an immediate WAKEUP can be obtained without accessing the ISP1161x internal registers. An alternative method to determine the ISP1161x WAKEUP is using $\overline{CS}$ signal, as shown in Section 7.

Pins H_PSW1 and H_PSW2 are connected to lines 4 and 5 of the same I/O port. This connection creates an alternative way to determine the power status of each of the downstream ports.

The SH7709 Port C pins are multiplexed pins, having multiple functions. To set the port function and the correct direction (input or output), you must correctly program the *Port C Control Register* of SH7709.

ISP1161x uses the input signals $\overline{H\_OC1}$ and $\overline{H\_OC2}$ to detect an overcurrent on the downstream ports. Since separate overcurrent detection and protection circuits are implemented for each ISP1161x downstream facing port, detection of an overcurrent on a downstream port will have power turned off at that port only. Connecting the voltages of the two downstream ports VBUS_DN1 and VBUS_DN2 to $\overline{H\_OC1}$ and $\overline{H\_OC2}$ pins enables the current value to be detected by sensing the voltage drop on Q1 and Q2 that are MOS transistors with very low switch-on resistance Rds(on). Selection between Q1 and Q2 is done depending on the desired maximum current value, and this determines the value of Rds(on). For example, if the allowed maximum current is approximately 0.5 A, a voltage drop of 75 mV will trigger the overcurrent circuitry and Rds(on) of approximately 150 MΩ will result. Connecting the ISP1161x input pins $\overline{H\_OC1}$ and $\overline{H\_OC2}$ to +5 V will disable ISP1161x's internal overcurrent protection. You can opt for an external overcurrent protection circuit.

Selection of the number of downstream ports can be done in this configuration by programming the output PTC6 of the SH7709 to a certain value. This will determine the desired value on the NDP_SEL input signal of ISP1161x, and one or two downstream ports will be accordingly selected.

Detection of a connection on the upstream port is achieved by connecting VBUS_UP to pin D_VBUS of ISP1161x. It is recommended, if possible, to implement a hybrid power solution by using VBUS_UP to provide power to ISP1161x, and an external power source for the rest of the host system to avoid loading VBUS_UP.

The GoodLink™ ($\overline{GL}$) output signal indicates (using an LED) the status of the USB device and helps in troubleshooting the USB connection.

ISP1161x's $\overline{RESET}$ input signal is generated by the RSTOUT signal generated by SH7709.


+5V
+3.3V
VDD
C6 10uF/25V
C9 0.1uF
C5 10uF/25V
C8 0.1uF
JP4
HEADER 3
C3 0.1uF
C4 0.1uF
IC1
SH7709
U1
ISP1161_LQFP64
CLK
EXTAL
XTAL
EXTAL2
XTAL2
C11 CAP
C12 CAP
Q1 32KHz
PTC7
PTC6
PTC5
PTC4
PTC3
PTC2
PTC1
PTC0
NDP_SEL
H_PSW1_N
H_PSW2_N
D_SUSPEND
D_WAKEUP
H_SUSPEND
H_WAKEUP
RD_N
WR_N
CS_N
DREQ0
DREQ1
DACK0
DACK1
IRQ2
IRQ3
WAIT#
RSTOUT
CKIO
RESET_N
INT1
INT2
A0
A1
GND1
GND2
GND3
GND4
VCC1
VCC2
Vreg
Vhold
H_WAKEUP
H_SUSPEND
D_WAKEUP
D_SUSPEND
H_OC2_N
H_OC1_N
H_D2+
H_D2-
H_D1+
H_D1-
D_D+
D_D-
GL_N
D_VBUS
CLKOUT
X2
X1
GND8
GND7
GND6
GND5
XTAL1
6MHz
C1 27pF
C2 27pF
VREG
VHOLD
C10 0.1uF
C7 10uF/25V
LED
1k
R33
VBUS_DN2
VBUS_DN1
Q1
Q2
C21 0.1uF
C22 0.1uF
R12 100
R13 1M
C20 0.1uF
VBUS_UP
R14 1.5K
R15 22
R16 22
J7
USB_UP
VBUS
D-
D+
GND
CHASSIS
1K
R22
J5
USB_DOWN
R4 22
R5 22
C14 47pF
R6 15K
R7 15K
C15 47pF
J6
R8 22
R9 22
C16 47pF
R10 15K
R11 15K
C17 47pF
C18 47pF
C19 47pF
Title
Size B
Number
Revision
Date: 16-Dec-2002
Sheet of
File: I:\Jason Backup 030701\Philips\ISP1161\Documentation\App Note Schematic\sh3.DDB

9. References

- *Universal Serial Bus Specification Rev. 2.0*
- *ISP1161A1 Full-speed Universal Serial Bus single-chip host and device controller* datasheet
- *ISP1161A Full-speed Universal Serial Bus single-chip host and device controller* datasheet
- *ISP1161 Full-speed Universal Serial Bus single-chip host and device controller* datasheet
- *ISP1161x Embedded Programming Guide.*

Philips Semiconductors

Philips Semiconductors is a worldwide company with over 100 sales offices in more than 50 countries. For a complete up-to-date list of our sales offices please e-mail sales.addresses@www.semiconductors.philips.com.
A complete list will be sent to you automatically.
You can also visit our website
http://www.semiconductors.philips.com/sales/

www.semiconductors.philips.com

PHILIPS